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 In the past decade, aggressive scaling of transistor feature size has been a primary 
force driving higher Static Random Access Memory (SRAM) integration density.  Due to 
the scaling, nanometer SRAM designs are getting more and more stability issues. The 
traditional way of analyzing stability is the Static Noise Margins (SNM).  However, SNM 
has limited capability to capture critical nonlinearity, so it becomes incapable of 
characterizing the key dynamics of SRAM operations with induced soft-error.  This thesis 
defines new stability margin metrics using a system-theoretic approach. Nonlinear system 
theories will be applied rigorously in this work to construct new stability concepts.  Based 
on the phase portrait analysis, soft-error can be explained using bifurcation theory. The 
state flipping requires a minimum noise current (Icritical) and time (Tcritical).  This work 
derives Icritical analytically for simple L1 model and provides design insight using a level 
one circuit model, and also provides numerical algorithms on both Icritical and Tcritial for 
higher a level device model.  This stability analysis provides more physical 
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CHAPTER  I 
INTRODUCTION 
 
Nowadays, the study of Static Random Access Memory (SRAM) design task 
becomes essential.  The SRAM provides indispensable on-chip data storage for an 
extremely wide variety of electronic applications including microprocessor, ASICs, 
FPGAs, DSPs…etc. [1-9]. In today’s technology devices, the silicon area occupied by 
SRAM caches is dominating over other logic devices.  About more than 70% of chip 
area is used by SRAM in well known processors; and SRAM is expected to occupy more 
than 90% of silicon real estate in the future [10-11]. 
In the past decade, aggressive scaling of transistor feature size has been a 
primary force driven higher SRAM integration density.  On the other hand, the supply 
voltage is scaled down to meet device reliability constraints and to reduce power 
consumption.  However, the stability margin of SRAM has been significantly suffered 
by such aggressive scaling. [1-5] [11-21].  
At the same time, nanometer SRAM designs are getting more and more 
susceptible to various noises.  The state of SRAM would flip its state and produce soft 
errors by various noise injection mechanisms such as power supply noises, substrate 
noises and single event upsets (SEUs) [11] [18] [22-27].  Moreover, one significant 
SRAM design challenge in nano-scale CMOS is to ensure high parametric yield as the  
____________ 
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size of SRAM arrays continues to grow.  To insure low failure out of large cell array, 
SRAM must be designed to tolerate wide range of parametric variations, such as random 
dopant fluctuation (RDF), induced transistor threshold variations…etc.  Hence, the 
impact of process variation is also crucial and can not be neglected.  The process 
variations in highly scaled processes have inevitably introduced device parametric 
variations and mismatches [28].  According to the international technology roadmap for 
semiconductor [10], the parameter variation increases drastically as CMOS transistor 
device scale down. Fig. 1-1 shows some of the parameter variations for the next five 
years.  The increasing of process variations in nanometer technologies produces 
significant fluctuations to all device aspect such as variations of threshold voltage, 
width, length, as well as the leakage currents.  Because of that, the robustness evaluation 
and stability analysis of SRAM cells is one important design aspect.   
 
 
Fig.1-1  Design-for-Manufacturability—Near-term Years 
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The traditional way of analyzing stability is the Static Noise Margins (SNM) [12] 
[29-30].  In the sense of Static Noise Margin, it presents the maximum amplitude of the 
voltage or the current perturbation on sensitive circuit nodes which the circuit can 
tolerate.  However, static analysis has not considered an important fact that not all the 
injected noise pattern would cause state to flip.  In other words, SNM has limited 
capability to capture critical nonlinear dynamic phenomenon.  Not surprisingly, SNM 
may become incapable to characterize the key dynamics of SRAM operations with 
induced soft-error.  For this reason, the dynamic noise margin (DNM) model has been 
proposed [31].  In order to capture critical nonlinearity, dynamic noise margin is 
proposed to take into account the spectral and time-dependent properties of the specific 
noise patterns described above. [32] 
This thesis focuses on nonlinear dynamic behavior analysis using a system-
theoretic approach and saddle node bifurcation of nonlinear dynamical equations [33-
36].  Beginning with Chapter II, we first introduce the SRAM circuit and the read write 
process, and then we construct nonlinear differential equations base on Level-1 model 
for SRAM device.   
In Chapter III, we introduce the needed background for our system theoretic 
approach. We introduce the fundamental concept of equilibrium point, phase portrait 
analysis, and the basic stability, stability region and stability boundary concept. Based on 
these fundamentals, a method to trace the stability boundary of SRAM (separatrix) [32] 
[37] can be easily applied to SRAM analysis that saves computation when compared to 
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the brute force approach.  During the operation of a SRAM cell, if a perturbed transient 
state trajectory passes across the stability boundary, the state will flip.  For a perfectly 
symmetric SRAM, the stability boundary is a 45 degree line that passes through the 
origin. [31] However, stability boundary will become distorted and curved when SRAM 
becomes asymmetrical due to parameter perturbations. [32] Thus, the noise margin 
depends on the nonlinear stability boundary. Based on the phase portrait analysis and the 
developed separatrix for SRAM, we can explain why SRAM has lower current bound 
and minimum time requirement (Icritical and Tcritical) to flip a state using bifurcation 
theory.  From the phase portrait analysis, when injected current amplitude reaches Icritical, 
we observed that two equilibria collide and result in a saddle-node bifurcation [34-36] 
[38]. The collision location is called the bifurcation point.  When this happens, the two 
colliding equilibria disappear, and only the other remaining stable equilibrium point will 
survive.  When Inoise is less than Icritical, the states will never cross the separatrix, so when 
the noise disappears, the states of the cell will return to its stable equilibrium point.  
However, Inoise being greater than Icritical does not necessarily imply that the cell will flip 
its state [31].  Inoise must be greater than Icritical for a certain period of time (defined as 
Tcritical) to cross the original separatrix.  Once the state of the cell crosses the separatrix, 
the state will flip even after the noise disappears.   However, it is still not clear how the 
SRAM parameters physically influenced the phenomena observed from phase portrait 
analysis. Accordingly, we resort to analytical form solutions to find the relations. 
In chapter IV, we use rigorous theorems to derive the stability margin 
analytically for the level-one transistor model.  First of all, we partition the state space 
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into 23 regions.  We derive that three equilibria are located in three different regions.  
Then we prove the equilibria are two stable equilibria and a saddle.  Focusing on the 
saddle, we derive separatrix equation analytically.  Moreover, the equilibrium point 
locations in terms of a constant noise injection and system parameters are derived.  From 
there, we prove that the saddle-node bifurcation [33-36] will only happen in certain 
region.  Then, focus on the region of bifurcation; we derive bifurcation point and Ic 
analytically.  However, the outcome of analytical solution on bifurcation point and Ic 
contain over a hundred terms.  For that, we observe on the numerical property and 
propose a new method to derive analytical solution for Ic and that can greatly simplifies 
the equation but keep the accuracy.  Most of cases, the error has kept within 10%, except 
only one or two cases has drastic error up to 27%.  In chapter V, we present algorithms 
to find stability margin Icritical and Tcritial for higher level models based on the 
fundamentals for the L-1 model.   
In conclusion, this thesis defines a new dynamic stability margin (DSM) metrics 
for SRAM.  Unlike SNM, our DSM is based on the dynamic cell behaviors and provides 
more physical characterizations of SRAM over the traditional based metrics.  This thesis 
investigates DSM in an analytical form for the level-one transistor model.  Although the 
device model is simple, this semi-analytical approach keeps the physical terms and 
provides much needed potential insights. The insights obtained for this simple model 
enable us to extend our numerical solution techniques to more general high level models, 
which may contain computer routines based on experimental data and thus are not 
differentiable function as we would like to have. In addition, it is rather complicated to 
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obtain the analytic solutions by direct symbolic computation. Therefore, we use both 
numerical and symbolic computations.  It turns out that a process to interact between 
numerical computations to keep rack on the complicated symbolic formulae that 
involves multiple roots for a 4th order algebraic equation is needed. This summarizes the 




SYSTEM MODELING ON SRAM 
 
2.1.  HOW DOES THE SRAM WORK? 
The Static Random Access Memory cell (SRAM) is often constructed by two 
cross-coupled inverters (labeled Q1 Q2 Q3 and Q4) and two access transistors, labeled 
Q5 and Q6 from Fig. 2-1. [41] The access transistor acts as transmission gate allowing 
bidirectional current flow between the coupled inverters and bit line, denoted as B.  The 
access transistors are turned on when the word line (denoted as W) is selected.  In 
particular, the SRAM can hold their stored data indefinitely as long as the power supply 
provided. [39] 
 
Fig. 2-1 A Cell of SRAM 
 
2.1.1. The Read Operation  
The goal of read operation is to retrieve the information stored in Q onto the bit 
lines.  Assume the cell is initially stored a logic one. In this case, Q will be high at VDD, 
and Q will be low at zero volt.  Before the read operation begins, the bit lines are pre-
8 
charged to VDD. When the word line is high and Q5 and Q6 are turned on, the current 
will flow from VDD through Q4 and Q6 then onto line B; that will charge the capacitance, 
BC , of line B.  On the other side of circuit, current will flow from the pre-charged B line 
through Q5 and Q1 onto ground, thus discharging the bit line capacitance, BC .   Fig. 2-2 
summarized the operation. 
 
Fig. 2-2 (a) The Current Flow at the Left Inverter When Performing Read 
Operation.  (b) The Current Flow at Right Inverter When Performing Read Operation. 
 
Careful choice of transistor driving strength is necessary for correct operation. 
While B  line is discharging through Q5 Q1 to ground, it would raise QV  or the voltage 
at Q .  If QV  has accidently been raised high to certain threshold, it might flip the voltage 
at Q.  To avoid this, the pull down NMOS strength should design to be stronger than the 
access transistors, so it quickly drains out the rising voltage at Q .  This constraint will 
insure a stable read. 
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2.1.2. The Write Operation 
The goal of write operation is to send the information on bit line into the cross-
coupled inverters.  In another word, write operation is making node Q to store the 
information on B line.  Assume initially Q=VDD and Q =0, and the objective is to write 
Q=0 and Q =VDD.  To do that, the B line will be discharged to zero, and the B line would 
be charged to VDD.  Once the write line goes high, the information on the bit lines would 
write into the inverters.  Fig. 2-3 summarized the operation. 
 
Fig. 2-3 (a) The Current Flow at the Left Inverter When Performing Write 
Operation.  (b) The Current Flow at the Right Inverter When Performing Write 
Operation. 
 
Since Q1 NMOS has strong pull down strength over Q5 to satisfy stable read 
constraint, Q5 transistor is unable to pull up QV  because Q1 has greater pull down 
strength.  Hence, the cell must be written by forcing QV low.  Originally QV  is VDD, so 
the job of pulling QV  down relies on the access transistor Q6.  Transistor Q4 is opposing 
10 
this operation because Q4 is supplying current to node Q.  Thus, the strength of Q4 must 
be weaker than Q6, so Q6 is able to pull QV  down.   
Therefore, for SRAM to have correct operation and maintain sufficient read-
ability and write-ability [16], the strength of MOS should be designed in this order: 
NMOS>ACCESS>PMOS.  The driving strength depends on transistor sizing.  For 
greater driving strength, designers tend to size up a transistor, and size down a transistor 
for low driving strength.  The K values we will introduce later contain the transistor 
sizing factor.  Therefore, for correct operation, the SRAMs often design to have Kn > Kp. 
[40] 
2.2.  LEVEL-1 SPICE MODEL 
The modeling method is based on the most commonly known model. The level-1 
MOSFET spice model consists with three regions: cut-off, linear, and saturate region. 
Table 1 summarizes the conditions for each region, and drain current equations for 
NMOS and PMOS.  One thing to notice is that threshold voltage of PMOS from Table 1 
is taken absolute value for simplicity later on. [39] 
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Table 1  L1-spice model of NMOS and PMOS equations 
 
The term Vds can be written as: 
sdds VVV −=          (2. 1)  
And Vd can be represented as: 
sgsdgd VVVV ++=          (2. 2) 
After substitute (2.2) to (2.1), the other way to write Vds in NMOS is below: 
gdgsds VVV −=           (2. 3) 
Similarly, the Vsd in PMOS can be written in a similar manner as (2.4). 
dgsgsd VVV −=           (2. 4) 
    By substituting (2.3) for the NMOS equations, and (2.4) for PMOS equations, the 
level-1 current equations can be rewritten into the form shown in Table 2. [39] 
 
Table 2  A different representations for the Level-1 model 
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The advantage of writing in the form in Table 2 is keeping variable inside the 
square term. Look at NMOS equation for now.  Notice that Vgs is less than Vthn when in 
cut-off mode, and Vgs is higher than Vthn if not in cut-off mode. In another word, Vgs-Vthn 
is less than zero for cut-off mode and has zero current. That’s the same as treating 
saturation equation with Vgs-Vthn equal to zero.  If not in cut-off mode, Vgs-Vthn is higher 
than zero and the term Vgs-Vthn survive as shown in linear and saturation mode. An S(x) 
function will be discussed soon which can be a good representation for this kind of 
notation. 
2.3.  DEFINITION OF S(X) AND MODIFIED SET OF CURRENT EQUATION 
S(x) function is defined to be zero if x is equal to or less than zero, and it is 









S(x)              (2. 5) 
The function S(x) is used to combine the three drain current equations of NMOS and 
PMOS transistors into one equation.  For S(x) to serve this purpose, it satisfies the above 
approximation.  Base on the property of (2.5), the current equations in Table 2 can 
combine three regions current equations (cutoff, linear, saturation regions) into one 
master equation. The equation (2.6) can represent the drain to source current of NMOS 
and (2.7) represent the source to drain current for PMOS. 
))()(( 22 thngdthngsndsn VVSVVSKI −−−⋅=           (2. 6) 
|))|(|)|(( 22 thpdgthpsgpsdp VVSVVSKI −−−⋅=        (2. 7) 
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For continuously differentiable property, a smooth version of S(x) function in (2.8) can 
be used.   
AexS XA /)1log()( ⋅+≈         (2. 8) 
The A is a constant.  The suggested value for A is 100 for CMOS.  The higher the A 
number is, the closer the log function approach to true S(x) function.  Fig. 2-4 shows the 
plot of smooth version of S(x) function with A=100 and A=50.  The transition is at zero 
sharper at higher A number.   If smooth version of S(x) is desired to model MOS 
transistor current equation, the modified sets of current equations with smooth version of 
S(x) functions can be getting by plug (2.8) into (2.6) and (2.7).  When use this smooth 
version of S(x) function, be ware of the digit of precision that machine need to handle to 
implement this type of function.  When choosing a big A number like 100, assume Vgs-
Vthn is 1, exponential of 100 is about ten to the power of 43.  If  Vgs-Vthn is zero, exponent 
of zero is one.  That means this function deals numbers varying from one to ten to the 









I −⋅−⋅ +−+⋅=      (2. 10) 
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Fig. 2-4 The Plot of Smooth Version of S(x) With A=100 (Left) A=50 (Right) 
 




Fig. 2-5 The 4-T SRAM Circuit Diagram 
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The 6T SRAM cell consists of two cross-coupled inverters and two access 








         (2. 11) 
Fig. 2-5 illustrates the SRAM circuit and labeling currents.  The V1 and V2 are the 
outputs of SRAM.  Both outputs connect to an access transistor and C1, C2 are the total 
lumped capacitances looking out from the output node.  Without loosing generality, the 
noise disturbance is modeled as a current sources injected into the internal node V1 V2 as 
the output of CMOS inverter, labeled as Inoise1 Inoise2.  User can put noise source attached 
at other node and evaluate the voltage change at that particular node.  The V1 V2 nodes 
are two sensitive nodes to noise, and the noise occurs on these two nodes directly effect 
the SRAM performance.  So the thesis will focus on mostly the change at V1 V2 nodes.  
Moreover, in many books the PMOS threshold voltages are negative, and the PMOS 
drain to source current is negative.  Here for simplicity, the derived equation treats 
threshold voltages all positive numbers included PMOS.  It’s the same thing but label 
differently.  The labeling current for PMOS is source to drain, so everything in terms of 
mathematically is all positive in the equations. 



















   (2. 12) 



















   (2. 13) 
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The level-one modeling equation for SRAM is presented in (2.14) and (2.15).  
These equations will be analyzed and used through out the chapters.  If smooth function 


























































   (2. 15) 
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CHAPTER III 
NONLINEAR SYSTEM THEORIES AND CELL DYNAMICS OF SRAM 
 
This chapter will focus on nonlinearity system theory and its application to the 
SRAM dynamic stability margin analysis.  We will first introduce the concept of 
stability manifold, stability regions and separatrix mathematically for clarity. Then, we 
apply the general theorems to SRAM L1-Spice model, which is described by a two 
cross-coupled modified set of nonlinear differential equations. We will investigate its 
equilibrium points, linearized system equations and their qualitative behaviors.  
Furthermore, induced variations of separatrix will be investigated as device parameters 
varies.  The change of separatrix  categorizes to 0th order, 1st  order and higher order 
effect. 
3.1.  EQUILIBRIUM POINTS OF GENERAL NONLINEAR SYSTEMS 
We consider a nonlinear system represented by the following differential 
equation. 
),,( uxtfx =&                  (3. 1) 
where x, u are the state variable and input variable which are in multiple dimensions.  
The t is the time variable, and that referred system is time dependent.  An N dimensional 























           (3. 2) 
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              (3. 3) 
Note that as discussed in chapter II, an SRAM is an auntomonous system if no noise is 
involved.  A system is an automonous system or time invariant system when the system 
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                (3. 5) 
The equilibrium points, xe, which can be one or many points satisfied the above equation.  
In the case of SRAM, it has three equilibrium points when no noise is present.  Two of 
them would be stable equilibrium points located around (0, Vdd) and (Vdd, 0), and one 
unstable equilibrium points normally located around the center in a phase portrait.   
3.2.  JACOBIAN MATRIX 
The Jacobian matrix is an important matrix that can analyze local stability of an 
equilibrium point.  The qualitative behavior of a nonlinear system near an equilibrium 
19 
point can be determined via linearization with respect at that point.  
Let p be an equilibrium point, (p1,…,pn) of the nonlinear system.  Under the 
condition that functions f=f1 …, fn are continuously differentiable at p.   By Taylor 








&         (3. 6) 
Since p is an equilibrium point of the system, f(p) is zero.  If we restrict our attention to a 
sufficient small neighborhood of the equilibrium point, the first order term dominates the 
higher-order terms; accordingly, the higher-order terms can be dropped due to their 
insignificance.  Moreover, since we are interested in the trajectories near p, define: 
pxx −=Δ                   (3. 7) 
Since p are constants, then 
xx && =Δ                   (3. 8) 








)(&                 (3. 9) 



























































































      (3. 10) 
For a second order system, let p = (p1, p2) be an equilibrium point of the second 











                (3. 11) 
With the condition that function f and g are continuously differentiable.  Just as before, 





























































Since (p1, p2) is an equilibrium point of the system, f(p1,p2) and g(p1,p2) would be zero.  



























































          (3. 13) 









































=               (3. 14) 
In summary, the matrix J is called the Jacobian matrix, and it is evaluated at the 
equilibrium point, p.  Under some conditions, it is reasonable to expect the trajectories of 
nonolinear system in a small neighhorhood of an equilibrium point behaves like the 
trajectories of its linearization around that equilibrium point. [33] [41] This implies that 
if the trajectories of the nonlinear state equation around an equlibrium point behaves like 
a stable node, the linearized state equation around that equlibrium point would also be a 
stable node with distinct eigenvalues respectively. 
Each equilibrium point is associated with a Jacobian matrix.  The real part of the 
eigenvalues of the Jacobian matrix evaluated at a stable equilibrium point would be both 
negative.  At least one of the real parts of eigenvalues of the Jacobian matrix evaluated at 
unstable equilibrium point will be positive.  In conclusion, to analyze the stability of a 
particular equilibrium point, the Jacobian matrix is evaluated at that point, and the 
Eigen-values of Jacobian matrix reveal the local stability around the equilibrium point.  
3.3.  QUALITATIVE BEHAVIOR OF LINEARIZED SYSTEMS 
Assume a general nonilnear system, the linear time-invariant system get from 
previous section looks like: 
xJx Δ⋅=Δ&                   (3. 15) 
Where J is Jacobian matrix as mention before, and the eigenvalue can be found by 
solving λ for the following equation: 
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0)det( =− IJ λ                 (3. 16) 
If we restrict ourselves to second order automonous systems, the J would be two by two 
and the number of eigenvalues λ would be at most two.  The qualitative behavior around 
an equilibrium point is highly depends on its eigenvalues.  In mathmatics, there are three 
topological classification of generic hyperbolic equilibra: node, focus and saddle. 
3.3.1 Node (λ1 ≠ λ2 ≠ 0) 
The nodal behavior happens when both eigenvalues are real and non-zero.  The 
stable node is the situation that eigenvalues, λ1 and λ2, are negative.  The unstable node 
happen when both eigenvalues are positive. As shown in Fig. 3-1(a), suppose the origin 
is an equilibrium point, an initial condition start around the origin will converge to the 
origin.  Hence, the idea of stable is when an initial point start near the origin and it will 
stay close to the origin.  If λ1 < λ2 < 0, λ1 would be called the fast eigenvalue and λ2 is the 
slow eigenvalue. The corresponding v1 and v2 would be called fast and slow eigenvector.  
Fig. 3-1(b) shows an unstable node.  The trajectories of an unstable equilibrium points 
away from the origin. Thus, an initial point starts near the origin would go away from 
the origin. 
 
Fig. 3-1 Phase Portrait of (a) Stable Node; (b) Unstable Node. 
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3.3.2 Focus (λ1,2 = α±jβ) 
The focus behavior happens when the eigenvalues are complex in the form of 
α±jβ where α  and β are real numbers.  If α is a negative number, the equilibrium is said 
to have stable focus behavior.  Whereas α is a possitive number, the equilibrium is said 
to have unstable focus behavior.  Fig. 3-2 shows an example of stable focus and unstable 
focus.  When α is a negative number, the spiral converge to the origin;  when α is a 
positive number, the spiral diverge away from the origin.  
 
Fig. 3-2 Phase Portrait for (a) Stable Focus; (b) Unstable Focus. 
 
3.3.3 Saddle (λ1 <0< λ2 or λ1 >0> λ2) 
The saddle behavior happens when two eigenvalues are real number and have 
different sign. If λ2 is a positive eigenvalue and λ1 is a negative eigenvalue, λ1 is called 
stable eigenvalue and λ2 is called unstable eigenvalue of this equilibrium point.  The 
corresponding eigenvector v1 and v2 would be called stable and unstable eigenvectors 
respectively.  Fig. 3-3 shows an example of saddle.  In this example, there has 
trajectories pointing inward to the origin and trajectories pointing outward away from 
the origin.  Thus, the origin is a saddle point in this case. 
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Fig. 3-3 Phase Portrait for a Saddle. 
 
The idea of stable is when an initial condition start close to an equilibrium, it will 
stay around that equilibrium.  Whereas unstable equilibrium points, an initial condition 
start near it, it will be driven away from the equilibrium.  Therefore, the equilibra have 
the behaviors like stable node and stable focus would be considered as stable equilibrium 
points.  In contrast,  the equilibra have behaviors like unstable node and unstable focus 
would be unstable equilibrium points.  A saddle point is also a case of unstable 
equilibrium point.  Because a saddle has unstable eigenvalue and eigenvector, there 
would be a trajectory going away from the equilibrium.  Table 3 gives a summary about 
the three important classifications.  
Fig. 3-4 gives an example of 65nm SRAM phase portrait.  The system paramters 
used to generate this 65nm phase portrait figure is posted in Appendix.  The phase 
portrait for  a typical SRAM has three equilibrium points.  In this example, these points 
are located at (1,0) (0,1) and (0.44, 0.44).  Fig. 3-5(a) (b) and (c) show the plots of 
linearized system around (1,0) (0,1) and (0.44,0.44).  The small white arrows on the 
figure are the vector fields.  Notice the vector field for Fig. 3-5(a) and (b) are all pointing 
inward to the equilibrium point, that also means, an initial point start close to it; the 
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vector fields will pull it to the equilibrium.  Hence, (1,0) and (0,1) are the stable 
equilibrium points.  Whereas the center point is an unstable equilibrium.  There are 
trajectories goes toward and away from the center point.  Thus, the center point has the 
behavior like saddle.   





Fig. 3-4 Example of 65nm Technology SRAM Phase Portrait 
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Fig. 3-5 The Linearization Plot for (a) Left-Top Equilibrium Point; (b) Center 
Point; (c) Right-Bottom Equilibrium Point. 
 
3.4.  SYSTEM STABILITY THEORIES AND CONCEPTS 
The stability regions of associated equilibrium points determine the system 
behavior.  In other words, an SRAM state starting anywhere within the stability region 
would converge to its equilibrium state.  And the stability boundary is a border that 
separate stable regions.  During the SRAM operations, a state flipping would occur if the 
state is perturbed across the stability boundary.  In a symmetrical case, the stability 
boundary is simply a 45 degree line passing through the origin on the phase portrait [31-
32].  The stability boundary for a given SRAM is also called separatrix because the 
stability boundary separates two stability regions. [32] In the case of SRAM cell, if the 
injected noise is higher than the stability margin, the state of the cell can deviate from 
the initial stable equilibrium and cross the separatrix after certain time period.  If this 
happens, the cell state will fall into the stability region of the other stable equilibrium 
state and result in a state flip. 
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3.4.1 Definition of Stability Associated with an Equilibrium Point [41] 
Definition: An equilibrium point xe is said to be stable if, for any given ε>0, 
there is a δ>0, depend on ε, such that, for an initial condition|| x(0)-xe||≤ δ, 
the solution satisfied the inequality ||x(t)-xe||≤ ε for all t≥0.  
Definition:  An equilibrium point is said to be unstable if it is not stable. 
3.4.2 The Stability Boundary Theory 
For a given dynamic equation )(xfx =& with x in an N dimensional space, the 
equilibrium points are all the xe’s that satisfy f(xe)=0.  Its stable manifold and stability 
region can be described as below: [32] 
3.4.2.1  General Theorems 
The stable manifold of an equilibrium point xe is defined as: [41-43] 
( ) },lim|{)( etNes xxtRxxW =∈= ∞→ φ      (3. 17) 
where ( )xt,φ is the trajectory that starts from x and eventually converges to xe.  The 
stability region or region of attraction )( sexA  of a stable equilibrium point 
s
ex  is the 
stable manifold of stable equilibrium point, sex . 
Definition of hyperbolic equilibria: [41]  





Stable Manifold Theorem For a Fix Point: [33]  
Suppose that )(xfx =& has a hyperbolic fix point x .  Then there exist local 
stable and unstable manifold )(xW sloc  )(xW
u
loc of the same dimension ns, nu as 
those of the eigenspace Es, Eu of the linearized system (3.15) and tangent to Es, 
Eu at x .  )(xW sloc )(xW uloc  are as smooth as the function f. 
The stability boundary of the stability region is denoted by )( sexA∂ .  Based on 
some generic assumptions, we have the stability boundary theorem [44]: 
Assumptions for Stability Boundary Theorem: 
• All equilibria in )( esxA  are hyperbolic. 
• Every trajectory in )( esxA  converges to an equilibrium point. 
• The stable and unstable manifold of the equilibria in )( esxA  intersect 
transversely. 
Stability Boundary Theorem: [44] 




e xWUxA =∂  where xm, m=1,2, …, are all 




Fig. 3-6 An Example of Phase Portrait for an SRAM. 
 
3.4.2.2 The Stable Manifold and Stability Boundary Theorem for SRAM 
In particular case, from Fig. 3-6, P1 and P2 are two stable equilibrium points, sex . 
The stability region of equilibrium point P1 is the region of all initial states whose 
trajectories will converge to P1.  Accordingly, the stable region of P1 is the bottom right 
region in the phase portrait.  Likewise, the stability region of P2 is the top left region of 
the phase portrait.  The question remains on how to describe the stability region in a 
precise mathematical sense.  From the same figure, we can see the stability boundary 
(the manifold passing through P3) naturally divides the state space into two stability 
regions.  Accordingly, the stability boundary becomes one of the key components that 
decide the stability margin. 
In SRAM case, stable equilibria are hyperbolic, every trajectory in )( esxA  
converges to P3 and the stable and unstable manifold of P3 satisfies transversality.  
Thus, stability boundary theorem can be applied since SRAM satisfies the generic 
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conditions.  For the case of SRAM, saddle (P3) is the only one equilibrium on )( sexA∂ , 
so the stability boundary is the stable manifold of saddle.  Therefore, the stability 
boundary for SRAM can be described as: 
)()( ue
ss
e xWxA =∂                  (3. 18) 
where uex  is the unstable equilibrium point P3 on the boundary of A.  Accordingly, to 
find the stability boundary, first is to identify the unstable equilibria on the stability 
boundary and find their stable manifolds.  According to the Stable Manifold Theory 
[33], the stable eigenvectors of the linearized system around the equilibrium point will 
be tangent to its corresponding stable manifold.  Thus, we can start in a small 
neighborhood of uex
 along the directions of stable eigenvector to integrate reverse in time 
to find the stable manifolds.  We need to reverse in time to bypass the stability nature of 
the trajectories that will converge to uex in a short distance. 
As an example, Fig. 3-6 illustrates the above theorem.  In Fig. 3-6, P3 is an 
unstable equilibrium point.  The trajectory pass through P3 is the separatrix that separate 
the state space into two stability regions.  Points initially starts on the Separatrix will 
converge to the unstable equilibrium point, P3.  The tangent vector on the Separatrix is 
the stable eigenvector with the stable Eigen-value of the linearized system around, P3.  
3.4.3 An Algorithm to Find the Two Dimentional Stability Boundary or Separatrix  
Based on the stability boundary theorem and the stable manifold theorem, we can 
see for a two dimensional nonlinear systems such as SRAM, the stability boundary can 
be found by the following procedure: 
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1. Find all the uex  and
 s
ex . 
2. Focus on the interested sex . 
3. Check if uex  are on stability boundary. 
4. Find the stable eigenvectors, Vs, of the equilibrium point uex , where the stable 
eigenvector is the eigenvector corresponding to the stable eigenvalue. 
5. Choose initial condition as sue Vxx ⋅±= ε0 , where ε is a small positive number. 
6. Integrated backward by )(xfx −=& . 
 
 
In practice, we can bypass procedures 4 and 5 as long as the initial conditions are 
nearby the unstable equilibria since the unstable components will dissipate fast as we 
integrate reverse in time.  In 65nm technology SRAM as example, the unstable 
equilibrium point is (0.44, 0.44) and stable equilibrium points are (1,0) and (0,1).  In 
order to find the stable and unstable eigenvectors of unstable equilibrium point, one way 
is finding out the Jacobian matrix addressed previously and evaluated at (0.44,0.44).  
This Jacobian matrix gives eigenvalues of (1x10-11) and (-1x10-11); the corresponding 
eigenvector are (0.707,-0.707) and (0.707,0.707).  As mention before, the eigenvalue 
(1x10-11) is positive, so it’s unstable eigenvalue and the corresponding eigenvector 
(0.707,-0.707) is unstable eigenvalue; for the eigenvalue (-1x10-11), its stable eigenvalue 
and the eigenvector (0707,0.707) would be stable eigenvector.  This stable eigenvector 
would be the Vs described in step 4.  By following the procedures, integrating backward 
from the unstable equilibrium point as described in step 6, the Separatrix can be traced 
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out as shown in Fig. 3-7. 
 













Fig. 3-7 Separatrix Plot of a 65nm SRAM Cell 
 
3.5.  NULLCLINES ON PHASE PORTRAIT 













                (3. 19) 
The nullcline of x1 or x1-nullcline is the set of points satisfied the above equation with 
c=0, and nullcline of x2 or x2-nullcline is the set of points satisfied with d=0.  As we 
know, equilibrium points are found by solving function f and g with both c and d are 
zero.  In the other word, the points of intersection between x1-nullcline and x2-nullcline 
are exactly the equilibrium points. 
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Fig. 3-8 SRAM Current Labels. 
 















































      (3. 21) 
the nullcline of V1 can be found by setting (3.20), the derivative of V1, to zero, and 
nullcline of V2 can be found by setting (3.21), the derivative of V2, to zero.  Look at Fig. 
3-8 under no noise current condition.  The KCL at node V1 comes from i1=i2-i3 as 
illustrated previously.  If 1V&  is set to zero by the definition of nullcline, that’s the same 
thing as setting i1 to zero which the current flow through capacitor is zero, and the plot 
of i2-i3=0 is the plot of the nullcline of V1.  By plotting out i2=i3, it gives input versus 
output plot of left inverter.  In another word, the nullcline of V1 is the input-output plot 
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of left inverter.  Similarly, the nullcline of V2 is the input-output plot of right inverter.  
Fig. 3-9 shows the nullclines for 65nm parameter SRAM as an example. 













Fig. 3-9 An Example of Nullclines on 65nm Technology SRAM. 
 
3.6.  NOISE INDUCED BIFURCATION 
In mathematics, a bifurcation occurs when a small smooth change to the 
parameter value, also called bifurcation parameters, of a system causes a sudden 
qualitative or topological change in its long-term dynamical behavior.  Generally, there 
are two principle classes of bifurcation [33-34] [41] [35-37]: 
3.6.1 Local Bifurcation  
A local bifurcation occurs when a parameter change causes the local stability of 
an equilibrium or fixed point to change.   
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3.6.2 Global Bifurcation  
Global bifurcation occurs when large invariant sets, such as periodic orbits, 
collide with equilibria and result change in phase portrait globally without local 
stability changes around equilibria.  
For SRAM, one of the bifurcation parameters is the inject noise current Inoise1 or 
Inois2.  When noise is present, the equilibrium points will change and the cell’s phase 
portrait could be drastically changed.  When noise is added to the SRAM circuit, the 
stable equilibrium points remain in their relative positions while the saddle point moves 
closer to one of the equilibrium point, depending on the direction of the noise current.  
After certain amplitude of noise, Icritical, the saddle point will collide with a stable 
equilibrium point, resulting in a saddle-node bifurcation.  The location that bifurcation 
occurs is called the bifurcation point.  Saddle-node bifurcation is a type of local 
bifurcation [33] [41].  When this happens, the two colliding equilibrium points 
disappear, and only the other remaining stable equilibrium point will survive. 
Assume there is constant noise input at the V2 node, a representation of the 
system equations is given below.  With an initial condition starting from (Vdd, 0), saddle-













              (3. 22) 
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(a)       (b) 
 
   (c)      (d) 
 
   (e)      (f) 
Fig. 3-10 The Example of Noise Bifurcation.  Noise Level are (a)0 A;  (b)200 uA;  
(c)300 uA;  (d)450 uA;  (e)500 uA;  (f)600 uA. 
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Fig. 3-10 illustrates an example on the occurrence of noise induced bifurcation.  
As noise current increasing, the saddle node will gradually approach to the stable 
equilibrium state on the right side of the separatrix. When the noise amplitude reach the 
critical amplitude, the saddle point collides with the stable node, and the saddle node and 
the stable node along with separatrix disappear and result in a saddle-node bifurcation.  
In Fig. 3-10, the critical amplitude (Icritical) is 497uA and equilibria colliding point 
(bifurcation point) is located at (0.93,0.35) for 65nm nominal values.  Thus, the only 
equilibrium point left is the equilibrium point originally on the left side of separatrix. 
3.7.  SRAM CELL DYNAMICS 
One common way to model the characteristics of an SRAM cell is known as the 
static noise margin [20] [28-31] [45].  The noise margin is defined as the maximum 
amplitude of noise that can exist in a SRAM cell so that when the noise disappears, the 
cell does not flip states [31-32].  In the sense of Icritical, which was illustrated previously, 
represents the noise margin of a SRAM cell. 
As long as Inoise is less than Icritical, the states will never cross the separatrix, so 
when the noise disappears, the states of the cell will always return to its stable 
equilibrium point.  However, the static noise margin is not good enough to characterize 
the noise tolerance of this cell since the noise current, Inoise, being greater than Icritical not 
necessarily implies that the cell will flip its state [31-32].  Inoise must be greater than 
Icritical for a certain period of time (defined as Tcritical).  Once the state of the cell crosses 
the separatrix, the cell will flip states even though the noise disappears.  For state flip to 
occur, the state of SRAM must cross the separatrix.  Therefore, assume the noise 
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amplitude is equal to or higher than Icritical, Tcritial defined to be the time it takes from 
initial state to the separatrix.  If the present of noise current with amplitude Icritial has 
shorter duration than Tcritial, the state has not yet crossed the separatrix, and it will come 
back when the noise disappear.  On the other hand, the presence of noise has greater 
duration over Tcritial, the state of SRAM would cross the separatrix, and state flip is 




(a)                                                                  (b) 
Fig. 3-11 (a) Phase Portrait of SRAM When Inoise is 500 µA; (b) The Timing 
Diagram of This Cell. 
 
Fig. 3-11(a) shows the phase portrait under nose level Inoise of 500 µA.  Assume 
this noise acts as a step input to V2 node, which holds constant without switching off.  
On the phase portrait, a trajectory starts from (1, 0) and gradually converge to the 
equilibrium point on (0, 1.4).  From simulation result, the saddle-node bifurcation 
happens at approximately Inoise of 496 µA, so Icritical would be 496 µA.  Because in this 
case Inoise is 500 µA which is slightly larger than Icritical, there is only one equilibrium 
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point located at (0, 1.4) on the entire phase portrait.  So, if the cell’s states initially start 
at (1, 0), the state of the cell will be converging to (0, 1.4).  When plotting V1 and V2 in 
time diagram as shown in Fig. 3-11(b), one can see that it takes approximately 0.48 ns 
for the cell to reach the equilibrium point (0, 1.4) which results a state flip.  In this case, 
the separatrix is simply the linear line V1 = V2 [31-32] across the origin, and it will take 
the cell about 0.45 ns to reach the separatrix.  After the state of the cell crosses over the 
separatrix, the cell will not be able to come back to its original state.  This means that a 
noise current pulse of constant amplitude 500 µA applied for less than 0.45 ns may not 
make the cell flip its state.  However, when the noise duration is longer than 0.45 ns, the 
cell will flip its state.  Therefore, 0.45ns is the Tcritical in this case.  In addition, note that 
the transition time from the separatrix to the other equilibrium is only 0.03ns, which is 
only 1/15 fraction of the total transition time (.45ns), but the traveled distance is 
relatively long within such a short period of time.  
Consider a type of square pulse noise that has constant amplitude of 500 µA and 
its duration is only last 0.43ns.  The cell state will not flip because the duration is less 
than Tcritical.  From Fig. 3-11(b), the cell state is (0.7,0.582) at 0.43ns.  Since the 
separatrix in this example is a straight line V1=V2 passing through the origin, after the 
noise is gone, the cell state (0.7, 0.582) is in the bottom right region of attraction of the 
equilibrium point (Vdd,0).  The cell state will go back to (Vdd,0) gradually as shown in 




   (a)       (b) 
Fig. 3-12 (a) Phase Portrait and (b) Time Diagram for a Square Pulse Noise of 
500µA Amplitude and 0.43ns Duration. 
 
3.8.  NONLINEARITY OF THE SEPARATRIX 
The separatrix is a nice straight line, V1=V2 passing through the origin, when an 
SRAM is symmetric.  That is, the NMOS and PMOS parameters from each inverter are 
exactly the same.  However, it’s not always the case in reality.  There will be 
mismatches in parameters such as threshold voltage mismatches, mismatch in device 
width, length…etc.  When that happens, the separatrix may not be a straight line V1=V2 
through the origin anymore. [32] The separatrix involved linearly shift, slope change 
effect, and nonlinearly curved.   
3.8.1 0th Order Effect 
The 0th order effect regards to the shift of the saddle; the location of the separatrix 




3.8.1.1  Deviation of Vdd 
The variation of  Vdd  does not affect the separatrix.  The saddle point change but 
the separatrix is still V1=V2 passing through origin.  Fig. 3-13 shows an example on 
variation of Vdd. 
 
 

























Fig. 3-13 (Left) Vdd Decrease By 10%; (Right) Vdd Increase By 10% 
 
3.8.1.2  Symmetrical Change of Parameters 
As long as the same diviation on both NMOS or PMOS parameters, the 
separatrix would not change its slope.  For example as shown in Fig. 3-14, increase Vth1 
and Vth3 both by 33% or decrease both by 33% would not affect the slope of separatrix.  
The reason is because Vth1 is the threshold voltage of PMOS at left inverter, and Vth3 is 
the threshold voltage of PMOS for the right inverter.  Although they deviate from their 
nominal values, left inverter and right inverter are still symmetrical.  It does not have to 
be a pair of Vth1 and Vth3, it can also be a  pair of Vth2  Vth4,  and K1  K3 as well.  
42 
Moreover, symmetrical change of parameters may move the saddle point along the 
separatrix, but the separatrix remain the same.  In addition, it can also be multiple pairs 
of symmetrical change of parameters.  There is an example shown in Fig. 3-15.  Increase 
same amount on Vth1 Vth3 K1 K3 and decrease same amount on Vth2 Vth4 K2 K4, it would 
not affect the slope of separatrix.  
 
 































(a)                                                                    (b) 































(c)                                                                     (d) 
Fig. 3-14 (a) Vth1 and Vth3 Increase By 33%;  (b)Vth1 and Vth3 Decrease By 33%;    




















Fig. 3-15 Example of 0th Order Effect On Symmetrical Change On Multiple Pairs 
of Parameters. 
 
3.8.1.3 Special Case on Linearly Shift of Separatrix 
This is an unusual situation observed from simulations.  The separatrix seems to 
shift down linearly when the threshold voltages is deviated in the following manner: 
Vth1=Vth1nominal*(1+n%), Vth2=Vth2nominal*(1-n%), Vth3=Vth3nominal*(1-n%), 
Vth4=Vth4nominal*(1+n%).  And the separatrix linearly shift up when the changes of 
threshold voltages is in the following manner: Vth1=Vth1nominal*(1-n%), 
Vth2=Vth2nominal*(1+n%), Vth3=Vth3nominal*(1+n%), Vth4=Vth4nominal*(1-n%).  The n 
represents the percentage of deviation; the threshold voltages deviation from its nominal 
values by 33% if n=33.  Fig. 3-16 demonstrate this case when n=33.  Fig. 3-17 shows the 




































(a)                                                                 (b) 



































(a)                                                                 (b) 
Fig. 3-17 Example of Separatrix (a) Linearly Shift Down; (b) Linearly Shift Up; 
When n=90. 
 
3.8.2 1st Order Effect 
The 1st order effect covers the slope change of separatrix. 
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This situation can happen very often.  It appears to be slightly deviation on a 
single parameter, roughly within 50% on a single threshold votage and capacitance, 
about 0% to 15% on any of K values would change the slope of separatrix, and the 
separatrix also closely remains a continuous straight line passing through saddle.  For 
instance, this case happens when increase Vth1 by 33% and leave the rest parameter the 
same, or increase C1 by 5% and leave the rest paratmers untouched.   From The figure 
below, the dash line represent the separatrix at nominal value, which is V1=V2 passing 
through the origin.  If the new separatrix has change of slope, and the separatrix may not 
pass through the origin.  In addition, some other changes make the slope change more 
severe.  Fig. 3-18(c) is the phase portrait for threshold voltages change in the following 
combination:  Vth1=Vth1nominal*(1+20%), Vth2=Vth2nominal*(1+20%), Vth3=Vth3nominal*(1-
20%), Vth4=Vth4nominal*(1-20%).  The slope of separatrix been greatly altered.    
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(a)                                                                 (b) 
















                                                                    (c) 
Fig. 3-18 A Single Parameter Change on (a) Threshold (Vth1 Increase By 33%); (b) 
Capacitance (C1 Increase By 5%); (c) More Than One Changes on Threshold Voltage. 
 
3.8.3 Higher Order Effect 
The higher order effect regards to curvature of separatrix. 
This phenomenum occurs on curvature of separatrix often appears when the K 
values or threshold values are largely asymmetrically deviated.  It appears to be that the 
separatrix would start to show nonlinearity if more than 50% deviation on a single 
threshold voltage or more than 15% on a K value.  Since nonlinearity of separatrix is not 
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showing so clear under varying a single parameter, we show a clear nonlinearity of 
separatrix in Fig. 3-19 by varying the  thresholds in the manner of 
Vth1=Vth1nominal*(1+n%), Vth2=Vth2nominal*(1+n%), Vth3=Vth3nominal*(1-n%), 
Vth4=Vth4nominal*(1-n%), and Fig. 3-20 is varying K values in this manner, 
K1=K1nominal*(1+n%), K2=K2nominal*(1+n%), Vth3=K3nominal*(1-n%), K4=K4nominal*(1-n%).  
By comparing those figures, variation of thresholds larger seems to give the separatrix 
an “S” shape, and large variation of K values gives the separatrix in a “C” curve shape.  
Depends on the combination of thresholds and K values, the separatrix can be “S” or 
mirrored “S” shape and “C” or mirrored “C” shape.  If put together with the 
combinations from Fig. 3-19 and Fig. 3-20, the separatrix remains “C” shape for n=70 as 
shown in Fig. 3-21.   
In summary, as the parameter deviation grows asymmetrically, the saddle point 
will change, and the separatrix would shift or change slope.  Then, as the deviation 
grows slightly larger, it seems that the separatrix would have top and bottom segments 
with different linear regression slope but both segments are still looked linear.  After 
that, the nonlinear distortion start to show up as the deviation becomes larger.  When 
variation of thresholds become large, the “S” or mirrored “S” shape separatrix will be 
shown.  If variations of K values are large, the separatrix shows a “C” or mirrored “C” 
shape.  However, when thresholds and K values are varying in the same degree as show 
in Fig. 3-21, the separatrix remain “C” shape.  Because of that, it seems that the effect to 
the separatrix on the variation of K values is greater than the variation of thresholds. 
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(a)                                                                  (b) 
Fig. 3-19 Varying Only Vth Vvalues When n is (a) 60; (b) 80. 
 
































(a)                                                                (b) 
































(c)                                                                (d) 
Fig. 3-20 Varying Only K Values When n is (a) 20; (b) 40; (c) 60; (d) 80. 
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ANALYTICAL SOLUTIONS FOR SRAM DYNAMICAL NOISE MARGIN 
ANALYSIS 
 
This chapter starts by introducing regions.  For each region, we derived 
equilibrium point equations for the region.  Then, we model noise disturbance as 
constant current source injected to either V2 node (Case I) or V1 node (Case II), and 
derive the equilibrium point equation in terms of Inoise.  Lastly, bifurcation point and 
noise margin Ic are solved analytically. 
4.1.  INTRODUCTION ON DEFIED REGIONS  
 To find analytical solutions for our L-1 model, we simplify our equations by 
introducing regions based on the thresold parameters.  We partition our  state space into 
twenty three disjoint areas as shown in the figure below.  Each area on the  state space is 
a Region that is assigned by a number as shown in Fig. 4-1.   
   The equations that define the borderline of regions come from the SRAM 
modeling equations.  Recall the SRAM modeling equations (4.1) (4.2) from chapter II, 
1V&  and 2V& equations can be written to combination of S2(.) terms.  Assume 1V& =0, one 







































































































































































































                (4. 4) 
 The set of equations in (4.3) and (4.4) construct the region boundary lines in 
Fig4-1.  In (4.3) and (4.4), there has two similar equations, 112 VthVV −=  and 
412 VthVV −= .  If 1thV  and 4thV  are the same, these two equations will merge into one 
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line, and region 4B 5B 6B 7B 8B 9B will not exist.  When all four transistor threshold 
voltages are the same, the region plot would look like Fig. 4-2. 
 
 
Fig. 4-2 The Region Plot When All Threshold Voltages Are The Same. 
 
  Our region partition can simplify our analysis. Recall the previous example, the 
term )( 12
2 VthVVS dd −−  is zero if 012 ≤−− VthVVdd .  Therefore, inequality 
12 VthVV dd −≥  would make )( 122 VthVVS dd −−  zero.  The cooresponding region on the 
state space would be the top shaded area.  It covers region 1, 6A, 6B, 13, 15A, 15 and 




Fig. 4-3 Dark Regions Would Not Have Influence By The Term S2(Vdd-V2-Vth1) 
 
The modeling equation can be simplified by dropping this term )( 12
2 VthVVS dd −−  
when we explore dynamics in the shaded region, in which the 1V&  equation would be 





















          (4. 5) 
Accordingly, analytical solutions on equilibrium points can be easily obtained.   
 The other term on 1V&  equation, )( 1212 VthVVS −− ,  would be zero if 
0121 ≤−− VthVV , and the condition would be 211 VVthV ≤− .  In a similar manner, 2V&  
equation has the term )( 421
2 VthVVS −− , the condition to make the term zero is 
241 VVthV ≤− .  Assuming threshold values Vth1 and Vth4 are unknown. Without losing 
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generality, the expression written as ),max( 4112 VthVthVV −≥  guarantee satisfying both 
211 VVthV ≤−  and 241 VVthV ≤− .  The rest of borderline equations are built similarly. 
4.2.  THE PHYSICAL INTERPRETATION OF REGIONS 
Each region corresponds to a transistor operation mode.  For a T4 SRAM, we 
number left inverter PMOS as (M1), left inverter NMOS as (M2), right inverter PMOS 
as (M3) and right inverter NMOS as (M4).  Table 4 summaries the transistor mode for 
each region. 
The SRAM transistor’s modes associate with each region can be determined 
from the system modeling equations.  Each region relates to certain S(.) terms, that 
means, some of the S(.) terms survive inside that region and some doesn’t.  From the 
survived S(.) terms inside a particular region, its transistor’s mode can be rigorously 
proved from basic MOS properties.  Here give a sample proof showing that the 
transistor’s modes associated inside region 2 are saturation mode.    The following 







Physical Interpretation of Regions 
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Assumption for theorem 4.2: 
Assume all SRAM transistors are operating in the saturation mode. 
Theorem 4.2: 
For a L-1 model T4 SRAM, when all transistors are operating in the saturation mode,its 




































Fig. 4-4  Region 2 Plot and Its 6 Inequalities 
 
Proof: 
For MOS transistors to operate at saturation mode, it must satisfy conditions from Table 
1 in Chapter I: 
NMOS: 
thngs VV >                   (4. 6) 
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thngsds VVV −>                  (4. 7) 
 PMOS: 
|| thpsg VV >                   (4. 8) 
|| thpsgsd VVV −>                 (4. 9) 
Accordingly, (4.6) implies that V1>Vth4 and V2>Vth2 (inequalities 4 and 5 from Fig. 4-4) 
because V1 is the gate voltage to (M4) NMOS and V2 is the gate voltage to (M2) NMOS. 
From (4.8), Vsg for (M3) PMOS is Vdd-V1 when looking into the right inverter, and Vsg 
for (M1) PMOS is Vdd-V2 when looking into the left inverter.  The (4.10) take V1 as gate 
voltage when looking into right inverter number 3 PMOS, and (4.11) take V2 as gate 
voltage looking into left inverter (M1) PMOS.  Those inequalities can be rewritten as 









        









        
12 thdd VVV −<                   (4. 11) 
Inequalities 1 and 2 are derived from (4.7) and (4.9).  After substituting variables 
looking to left and right inverter as describe above, we obtain four inequalities: (4.12) 
(4.13) (4.14) and (4.15).  However, notice that (4.12) (4.15) and (4.13) (4.14) can be the 
same if thresholds are all equal.  For all transistors to operate in saturation mode, all four 
inequalties must be satisfied.  Therefore, we can combine (4.12) (4.15) together, and 
59 
(4.13) (4.14) together.  Accordingly, V1 minus Vth4 must be less than V2 .  V1 munus Vth1 
must be less than V2.  Then V1 minus minimum of Vth1 Vth4 less than V2 will satisfy both 
inequalities.  That is  ),(min 4112 thth VVVV −>  which is inequality 1.  Similarly, inequality  
2, ),(min 3212 thth VVVV +< , is the combined version of (4.13) and (4.4). 
inverterrightinlookVVV thngsds ⇒−>        







       













       













       
112 thVVV −>                   (4. 15) 
4.3.  THE STABLE NODAL EQUILIBRIA AND UNSTABLE SADDLE 
Theorem 4.3.1: 























Each equilibrium point must satisfies 01 =V&  and 02 =V&  from (4.1) (4.2). 
1. (Vdd, 0) is one of the equilibria: 































       (4. 16) 











































































2. (0,Vdd) is another equilibrium point:  




































































































3. On the third equilibrium point: 


























































































Since 12 VthVVdd −−  and 22 VthV −  terms are positive, the result comes out the square 


























































The equilibria of SRAM only exist in region 1 2 and 3.  We cannot find a solution 
satisfies 01 =V&  02 =V& for all other regions.  
Theorem 4.3.2: 
The eigenvalue formula for the three equilibria are:  










K −−−−=λ  










K −−−−=λ  
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VthVthVVthVthVKKKK dddd −−⋅−−⋅⋅⋅±=λ  
Proof: 























































































































































































































































K −−−−=λ  














































































































































































































































K −−−−=λ  
3. Derive the eigenvalues of third equilibrium: 
From the nonlinear equation (4.1) (4.2),  focus on the equilibrium point inside 
region 2, 4 terms can be eliminated by the concept of defined region: )( 121
2 VthVVS −− , 
)( 212










































































































































































































































































































































































































































































































           (4. 20) 










































































































 has one positive and 
one negative eigenvalue proved by theorem 4.3.2.  Thus, it’s a saddle.  
In summary, from the theorems derived in this section, we find three equilibria 
located in region 1, 2 and 3 for a typical SRAM. Two are stable equilibrium states at 
(Vdd,0) and (0,Vdd) in regions one and three; and one is an unstable equilibrium state (a 




Fig. 4-5 Three Equilibrium Points Sit in Region 1 2 and 3. 
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4.4.  THE SEPARATRIX EQUATION 
4.4.1 The First Order Linear Approximation of Separatrix Equation 
The Eigenvectors passing through the equilibrium point will be tangent to its 
corresponding manifold [42] [48-51] by the stable manifold theorem quoted in Chapter 
III section 3.4.  Since the separatrix is the stable manifold of the saddle point,  the stable 
eigenvector will be tangent to the separatrix.   
Theorem 4.4.1: 
The linearly approximated separatrix equation is: 
)( 1212 saddlesaddle VA
BVV
A
BV −+=             (4. 22) 
Proof: 

































































































bbλ     (4. 24) 
Note that bλ  is the stable eigenvalue and bV  is the stable eigenvector.  From the stable 
manifold theorem we know the tangent vector of the separatrix is bV . Accordingly, the 









2                 (4. 25) 
The first order approximation of the separatrix then has the following form: 
cV
A
BV += 12                 (4. 26) 
Since the separatrix equation must pass through the saddle point, the constant c is to be 
found by evaluating the equation at saddle point as shown below, where V1saddle and 
V2saddle are the saddle node component describe previously. 
saddlesaddle VBVAc 12 ⋅−⋅=               (4. 27) 
The separatrix can be approximated by the linear-separatrix equation.  For 
example, the  Fig. 4-6 shown below is the separatrix of  65nm technology parameter 
with variation of threshold Vth1=Vth1nominal*(1+70%), Vth2=Vth2nominal*(1-70%), 
Vth3=Vth3nominal*(1-70%), Vth4=Vth4nominal*(1+70%).  The separatrix has first order 
property as shown in plot.  By using the linear-separatrix equation on 65nm parameters, 
526.3 eA =  526.3 eB = , separatrix slope=1, and c= -8.2e4. The linear-separatrix 
equation is calculated to be 25182.012 −= VV linear .  Compare to the separatrix on the plot 
obtained by using the algorithm described in chapter III, they are too close to tell a 




Fig. 4-6 The 1st Order Effect Separatrix. 
 
4.4.2 The  Exact Separatrix Equation 
The linearly approximated equation is a good approximation if the separatrix’s 
higher order effect is small.  There are cases that the curvature of separatrix changes as 
the separatrix moves away from the saddle, and the separatrix will curve on the plot.  
Linearly apparoximation would introduce error as moving away from saddle.  From Fig. 
4-7, the threshold variation are in the manner of Vth1=Vth1nominal*(1+70%), 
Vth2=Vth2nominal*(1+70%), Vth3=Vth3nominal*(1-70%), Vth4=Vth4nominal*(1-70%), the black 
line is the calculated linear-separatrix equation, and the blue is the actual separatrix.  As 
we can see, the separatrix appears nonlinear, it is curving as the separatrix moves away 
from the saddle.   
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Fig. 4-7 Actual Separatrix Vs. Linear-Separatrix 
 




















































=       (4. 28) 
Intuitively, by cross-multiplying and integrating both sides of the equation just like the 
way did in theorem 4.4.1, the actual-separatrix equation will be derived.  However, 
equation (4.28) involves integration of S(.) function, and the integration can not separate 
V1 and V2 variables.  The integration is no longer valid. 
Instead, consider the case that the separatrix remains in region 2.  Then S(.) in the 
modeling equation can be removed as discussed earlier.  From region 2 modeling 
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equation (4.6), integration can be done since the functions extract out of S(.) and V1 V2 
variables are separated. 
Assumption for Theorem 4.4.2: 
 The separatrix remains entirely inside region 2. 
Theorem 4.4.2: 













































    (4. 29) 
Proof: 























































































    (4. 30) 
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      (4.31) 
 
Corollary: For the special case, all K, C and thresolds are equal separately, the separatrix 
becomes V1=V2, which matches the linearly approximated separatrix from theorem 4.4.1 
Proof: 
Cstrip = 0 for K1=K2=K3=K4, C1=C2 and Vth1=Vth2=Vth3=Vth4=Vth 

























































































































































Then it violates our assumption that it lies in the region 2, thus impossible. 
Accordingly, 012 =−VV , is the only candidate left, which also satifies our assumption. 
12 VV =                   (4. 34) 
(4.34) is  the linear-approximated separatrix equation. 
4.5.    MOVEMENT OF EQUILIBRIA WHEN PERTURBED BY NOISE 





Fig. 4-8 The Layout of Case I. 
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Case I models noise injection as a constant current source attached to V2 node 
(shown in Fig. 4-8).  Let the state of  SRAM device is denoted by (V1 ,V2).  Assume the 
state is (Vdd,0).  Theoretically, an injecting positive noise current will raise the voltage 
at V2 node.  Because of the coupling effect, the voltage rising at V2 node would bring 
down the voltage at V1 node, and state flipping would occur eventually.  If the initial 
SRAM condition is (0,Vdd), injecting current to V2 would not induce state flipping, it 
should extract current from V2 node in order to have state flipping.  Focus on the 
situation that would result state flipping, the modeling equation is presented as below.  
When the input noise current is zero, the SRAM equilibrium points sit in three regions 





























































      (4. 35) 
Ideally, by introducing Inoise , the three equilibria will change their relative locations.  
The following theorems focus on the three equilibrium points.  We specify Inoies in 
theorems so that theorem would work in a particular region.  
4.5.1.1 Region 1 
Assumption for theorem 4.5.1: 
Inoise satisfy the condition:   
noisethdd IVVK ≤−− 233 )(               (4. 36) 
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V2 satisfy the condition: 
12 thdd VVV −≥                   (4. 37) 
Theorem 4.5.1:  
Then the equilibrium state remains in region 1 and ),( 12
1
1
RR VV  is a function of Inoise (as a 
special case, 11
RV =0 12

























            (4. 38) 
Proof: 
In region 1, four S(.) terms can be eliminated from the modeling equation (4.1) 
(4.2), they are )( 121
2 VthVVS −− , )( 4212 VthVVS −− , )( 122 VthVVS dd −−  and 
)( 41




























      (4. 39) 
Solve for equilibrium point by setting 1V& =0  2V& =0, and solve for 1V  2V .  The solution 
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IVVVV noisethddth +−±=             (4. 40) 
Note that the equilibrium stay at (0, Vdd) in region 1 when Inoise=0.  Therefore, when 
Inoise=0 the correct sign should give V2=Vdd.  Accordingly, equation (4.40)  tells the sign 
should be plus. 




32 )( thnoisethdd VK
IVVV ++−=               
From the result, V1 component is zero, which is independent of Inoise in this 
region;  and Inoise term only appears in V2 component.  If Inoise  increase to infinity, V2 
will also increase to infinity.  Thus, equilibrium point in region 1 looks going upward as 
Inoise increase.  If the Inoise is negative, the V2 would decrease, and the equilibrium point is 
moving downward on the phase portrait.  However, the assumption on Inoise is that the 
Inoise should satisfy the equation (4.35).  Otherwise, the equilbirum point may move out 
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of region 1; and the region 1 equation (4.37) can not be used, since the equilibrium point 
is no longer in region 1.   
Now we prove that the region 1 equilibrium remains a stable node as long as the 
input source Inoise can be modeled as a constant that is independent of V1 V2. 
Proof: 
















































































































































































































































R +−−−−=λ  
The square root expects to be positive by the assumption (4.36).  Thus, the 
second eigenvalue is clearly negative.  The first eigenvalue is negative if 2
1
2 th
R VV −  is 
positive.  The 12
RV  is the V2 component in region 1.  From Fig. 4-1, the V2 component in 
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region 1 is greater than Vth2, so the first eigenvalue is also negative. The equilibrium is 
stable since both eigenvalues are negative. 
4.5.1.2 Region 2 
Assumption for theorem 4.5.2: 










−−⋅−−−≥     (4. 42) 
V1 satisfy the condition: 
),min(),min( 4121322 ththsaddleththsaddle VVVVVVV +≤≤−         (4. 43) 
Theorem 4.5.2:  
Then the equilibrium state ( 21
RV =V1saddle 22
RV =V2saddle  when Inoise=0) remians in region 2 










































    (4. 44) 
Proof: 
















































































































































    
Since the driving strength for NMOS is stronger than PMOS in SRAM, K3-K4 is actually 












+−−−+= m  
When set Inoise=0, the V1 suppose to be V1saddle.  Due to the equation complexity, the sign 
determination is done by plugging in 65nm system parameter values and match 




















−−+⋅−++=    (4. 45) 


























































−−⋅−−−≥        
Because Vth42 is smaller than 23)( thdd VV − , the expression comes out a negative number.  
  
Now we prove that the region 2 equilibrium remains a saddle as long as the input 


































































































































































































































RR VV is remained in region 2 under our asumptions, the value inside 
the square root of 2Rλ  is positive, so 2Rλ  would have one positive eigenvalue and one 
negative eigenvalue.  The equilibrium is a saddle due to one positive and one negative 
eigenvalues. 
4.5.1.3 Region 3 
Assumption for theorem 4.5.3: 
Inoise satisfy the condition: 
2
44 )( thddnoise VVKI −≤≤∞−               (4. 46) 
V2 satisfy the condition: 
22 thVV ≤                   (4. 47) 
Theorem 4.5.3:  
Then the  equilibrium state ( 31
RV =Vdd 32
RV =0  when Inoise=0) remians in region 3 and is 

































































































































































































































IVVVVV noisethddthdd −−−−=  
Now we prove that the region 3 equilibrium remains a stable node as long as the 











































































































































































































































ddR −−−−−−=λ  
The second eigenvalue is negative due to the condition (4.46).  For the first 
eigenvalue, it is negative if 01
3
2 >−− thRdd VVV .  That implies 132 thddR VVV −< , which 
means that the V2 component in region 3 is less than Vdd-Vth1, and it is true by checking 
Fig. 4-1. Therefore, the equilibrium is a stable node since both eigenvalues are negative. 
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Focus on equation (4.48), when Inoise increase/decrease slightly, V2 would 
increase/decrease slightly.  If Inoise is too large, the square root become imaginary, so 
Inoise should satisfy (4.45).  For the square root to stay positively, Inoise must be equal to 
or less than K4(Vdd-Vth4)2.  The square root comes out zero if Inoise is equal to that value, 
so the maximun V2 from the expression would be Vdd-Vth4.  Normally, it should be bigger 
than Vth2 (the vertical boundary of region 3).  In modern technology like 65nm, the 
threshold voltages are low, and thus normally Vdd-Vth4>Vth2.  Therefore, before the 
square root goes imaginary, the equilibrium point already run outside of region 3 and it 
should be modeling by another set of equations.       
 Fig. 4-9 shows the general case on how equilibrium point move in different 
regions as the noise changes. There are blue arrows pointing certain direction.  The 
direction of arrows are the graphical representation of the derived equilibrium point 
equations.  For instance, the region 2 equilibrium point equation only V1 is involved 
Inoise.  When put a small increment to Inoise , V1 component is increasing.  So Fig. 4-
10(LEFT) region 2 equilibrium point attaches an arrow going to the right which 
represent the increasing of V1.  For large increment on Inoise, the equilibrium point might 
leave its original region.  So far, the equilibrium point equations for region 1 2 and 3 are 
derived, but the equilibrium points for other regions are still unresolved.  However, Fig. 
4-10 demonstrates a movement of equilibrium points in 65nm SRAM.  From Fig. 4-10 
(LEFT), as sweeping Inoise from zero to infinity, the saddle node starts from region 2, 
then moves into region 8B, region 8A and finally reach region 9A. The stable 
equilibrium state in region 3 moves from region 3 to region 9A and meet with the saddle 
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point in region 9A.  This phenominum is called saddle-node bifurcation.  The amount of 
positive Inoise that causes the bifurcation in region 9A is the positive Icritical.  Similarly, 
Fig. 4-10 (RIGHT) is the plot of 65nm SRAM equilibria as Inoise sweep from zero to 
negative infinity.  The bifurcation occurs in region 4A.  The amount of negative Inoise 
that causes the bifurcation in region 4A is called the negative Icritical. 
In summary, for postive current pumping into the V2 node, the equilibria in 
region 2 and region 3 result in a bifurcation.  In other words, those two equilibria will 
move and collide.  Once they collide, they disappear and bifurcation results.  This 





Fig. 4-9 (Left) Positive Current Injection in Case I.  (Right) Negative Current 






Fig. 4-10 (LEFT) Simulated Equilibrium Point Movement When Is Running 
Positive Inoise From Zero To Positive Icritical; (RIGHT) Simulated Equilibrium Point 
Movement When Running Inoise From Zero To Negative Icritical.   
 




Fig. 4-11 The Layout of Case II. 
 
This case assumes a current source modeling as noise attached to V1 node (shown 
in Fig. 4-11).  If the SRAM initially has state (0, Vdd), injecting positive current will 
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raise the voltage at V1 node, and state flipping would occur eventially.  If the initial 
SRAM  state is (Vdd,0), extracting current from V1 would result state flipping.  This 
section will look at the change of equilibria position according to the change of Inoise in 
region 1 2 and 3 just like in Case I.  Because the current source attachs to a different 





























































      (4. 49) 
Equation (4.51) (4.55) (4.59) below are the derived equilibria formulas in region 1 2 and 
3 for Case II.     
4.5.2.1 Region 1 
Assumption to theorem 4.5.4: 
The Inoise satisfy the condition: 
2
22 )( thddnoise VVKI −≤<∞−               (4. 50) 
V1 satisfy the condition: 
41 thVV ≤                   (4. 51) 
Theorem 4.5.4: 
Then the following equations model the location of region 1 equilibrium state (V1=0 V2= 















































































































































































































IVthVVthVV noisedddd −−−−=           (4. 53) 
The Inoise must satisfy (4.49) to keep the square root to be positive. 
4.5.2.2  Region 2 
Asumption to theorem 4.5.5: 










−−−−−≥     (4. 54) 
V2 satisfy the condition: 
),min(),min( 3212411 ththsaddleththsaddle VVVVVVV +≤≤−         (4. 55) 
(These two conditions will keept the equilibirum in region2) 
Theorem 4.5.5: 
Then the following equation describes the location of perturbed region 2 equilibrium 

































































































































































































































































Since K1-K2 are negative due to the fact that SRAM has strong NMOS drive strength 




















= m  
Only one root reflects the true solution.  We need to choose the one that matches the root  









































































































































































+−−−++=       (4. 57) 












































4.5.2.3 Region 3 
Assumption to theorem 4.5.6: 
Inoise satisfies the condition: 
∞≤≤−− noisedd IVthVK 211 )(               (4. 58) 
V1 satisfy the condition: 
33 thdd VVV −≥                   (4. 59) 
Theorem 4.7.3: 
Then the following equations model the location of region 3 equilibrium state (V1=Vdd 














































































































































































































IVthVVthV noisedd +−+=  


















Region 1 and 3 equilibra stay stable nodes and region 2 equilibrium stay as 
saddle as long as the input source Inoise is static and independent to V1 V2. The proofs are 
similar to section 4.5.1.  Lastly, Fig. 4-12 summaried the derived equations in graphic.  It 
demonstrates the movement of equilibria for 65nm technology SRAM.  For postive 
current pumping into the V1 node, the equilibra in region 1 and region 2 result 
bifurcation.  If extracting current from V1 node, the the equilibria in region 2 and region 




Fig. 4-12 (Left) Positive Injection in Case II.  (Right) Negative Injection in Case II. 
 
  For Case I, Fig. 4-13 shows bifurcation point locations from 12 random 
samples. Those test samples generate from varying 65nm parameters by computer 
simulations.  We observe test bifurcation points may occur in region 8A and 9A as 
shown in Fig. 4-13.  In fact, the bifurcation point location for Case I psitive Icritical will be 
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in region 9A or 8A, it will not be in other regions such as region 2 or 3.  The reason is 
because region 9A and 8A can have two equilibria but region 2 and 3 can only have one 
equilibrium (proved previously).  Obviously, the region that only have one equilibrium 
will not have bifurcation.  Therefore, region 9A and 8A are the possible regions to have 
a bifurcation.   
 
 
Fig. 4-13 The Possible Regions To Have Bifurcation for Case I. 
 
Here we will demonstrate that when Inoise increases it moves the equilibria (the 
saddle and the node from region 3) to region 9A and 8A.  Accordingly, it can have two 
equilibria in these two regions and their locations depends on Inoise.  When these two 
equilibria collides into one, we have the bifurcation point. First, we focus on region 9A, 
and solve for equilibria. 
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IVthVVthVV noise−−−−=           (4. 62) 
The (±) sign need to be determined.  Intuitively, V2 is small because V2<<V1 in region 
















































   
This equation involves some square root terms inside square.  To solve this equation for 
V1, it will be transform to polynomial form, and the degree of polynomial is four.  While 
solving with a computer software called Maple, Maple gives an output shown in Fig. 4-
14.  The output of Maple software shows a fourth order polynomial, and the software 
terminated due to its incapability of solving fourth order polynomial symbolically.   The 
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In order to solve fourth order polynomial roots, we apply Ferrari’s theorem, 
which enable us to plug in the coefficient to obtain analytic solutions.  The Ferrari’s 
theorem is a general theorem for fourth order solutions.  [46] 
Ferrari’s theorem:  
For a general quartic equation (4th order polynomial equation) 



































































































 The solutions on V1 for equation (4.61) come with 4 roots, and each root is few 
pages long equation.  Not every root is meaningfuil in this case. We need to select the 
appropriete root by evaluating the solutions at nominal 65nm technology parameters.  To 
do that, we give an estimate for a reasonable Inoise.  From the data in Chapter III, we 
know the Icritical is around 4.96e-4(A).  That would be a reasonable number because we 
know Icritical will make equilibria to bifurcate in region 9A.  After evaluation, two roots 
are appropriate and two roots are not.  The two appropriate roots are the solution for V1.  
The reason is because there is a situation that region 2 equilibrium and region 3 
equilibrium move to region 9A for a given constant Inoise.  The equilibrium original from 
region 2 stay as saddle in region 9A and the equilibrium original from region 3 is also 
maintained as stable equilibrium in region 9A. Accordingly, one of the appropriate roots 
represents the saddle and the other one represents the original region 3 equilibrium.  Fig. 
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4-15 shows the two appropriete roots.  Both equations are attached in Appedix A.  After 
we have analytical solution for V1, analytical solution for V2 can be acquired by plug 




Fig. 4-15 Equilibria in Region 9A When Inoise=4.7e-4(A). 
 
4.5.2.5 Region 8 
 The bifurcation point can occur in region 8A.  For example, change Vth3 = 
0.05(V) from 65nm parameter and leave the rest unchange, bifurcation will occur in 
region 8A. The process to derive equilibrium point formula solution is quite similar.  
First, focus on region 8A that gives equation (4.64).  Then find the equilibrium point by 






































































































































The output shows two solutions.  V1 should be the first solution because V1 suppose to be 
big in region 8A, and first solution has every term postivie.  It can also be checked by 
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evaluating at nominal 65nm values.  Use that to plug into f2 and solve f2=0.  Maple 



























































































The V2 solutions are attached in Appedix A.  Unfortunately, the equilibrium point 
formula for region 8A and 9A are messy, which are pages long.  If going through the 
same process at regions 9B and region 8B, there is only one meaningful solution, so 
bifurcation will not happen there.  From all possible regions to result bifurcation (2, 8A, 
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8B, 9A, 9B, 7A, 3), only region 9A and 8A can have two equilibria, so bifurcation can 
only happen in region 8A or 9A.  Therefore, for Case I, the positive Icritical bifurcation 
point happen in region 8A or 9A.  Likewise, the negative Icritical bifurcation point happen 
in region 4A or 5A.  For Case II, the bifurcation would happen in 5A 6A for positive 
Icritical, and 7A 8A for negative Icritical. (Proof will be similar) 
4.6.  ANALYTICAL SOLUTION OF THE BIFURCATION POINT AND
CRITICAL CURRENT 
The noise margin of a SRAM device is said to be the minimum amount of static 
current that would result in a bifurcation.  This current is denoted as critical current, Ic.  
In order to have Ic analytically expressed only in terms of systerm parameters, the 
bifurcation point need to be known first.  So it would have totally three unknowns, those 
are bifurcation point (V1,V2) and Ic.  From the provided general state space equations for 
Case I (4.66) or Case II (4.67), the state equations can solve for equilibria in terms of Ic 
but Ic can not be expressed in terms of only system paramters.  Thus, it needs one more 


























                (4. 67) 
Theorem 4.6: [47] 
In general, for an N dimensional nonlinear system, the saddle-node bifurcation happens 
when its Jacobian matrix becomes a singular matrix. 
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Because of this theorem, a third equation can be constructed to solve all three 
unknowns.  Since singular matrix has zero determinant, the third equation is taking the 
determinant of Jacobian matrix and set it to zero; it represent by ),( 21 VVh .  The third 













































VVh       (4. 68) 
4.6.1 Analytical Solution of the Saddle Node Bifurcation Point in Region 9A 
As dicussed previously, the SRAM will result saddle node bifurcation when the a 
noise injection current amplitude reaches critical current amplitude.   In Fig. 4-16, it 
demonstrates saddle node bifurcation in phase portrait on a 65nm SRAM with noise 
injection to V2 node.  As Inoise increases, the nullcline would change.  When Inoise is lower 
than Ic, the two nullclines (red and green lines) cross each other and form three 
equilibria.  Once the Inoise reaches Ic, as shown in Fig. 4-17, two nullclines does not form 
three equilibria; instead, nullcline curves just tangent to each other at one point right at 
Ic.  For further increment on Inoise, the two nullcline curves disconnect.  In other words, 





Fig. 4-16  (Left) Phase Portrait of a Symmetric cell. (Right) Saddle Node 
Bifurcation as Inoise Increases. 
 
For the nominal 65nm technology SRAM parameters, the Ic is 4.96e-4(A) and the 
bifurcation occur in region 9A.  From the derived equilibrium point equation for region 
9A from section 4.6, the bifurcation point locates at (0.93,0.35).  The goal is to find the 
analytical solution for Ic in this region.  For that, we will get modeling equations for 
region 9A and apply theorem 4.7.  Then we will try to get nullcline equations and look at 
the tangent part of the curve. 
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Fig. 4-17  The Bifurcation Point For 65nm SRAM. 















































































































































  (4. 70) 
The calculation would set f(V1,V2,Ic)=0 and g(V1,V2,Ic)=0 as solving for equilibrium 
point. With the third equation in hand, we have three equations to find bifurcation point 



























































































































































     













      (4. 71) 
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        (4. 73) 
In order to get nullcline equation, solve V2 in terms of V1 for f, g, h functions. 
This will be solving quardratic functions for V2 for f g and h functions.  Quardratic 
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function gives two roots.  Since we are focusing on 65nm SRAM Ic analytical solution, 
we evaluate the roots at 65nm values and pick the meaningful root to be V2f V2g and V2h, 
then plot them on Fig. 4-18. The V2f and V2g in Fig. 4-18 are expected to look like the 
nullclines from Fig. 4-17; however, they are not  quite the same.  Since functions (4.71) 
(4.72) (4.73) are valid only for region 9A, only the curve inside region 9A is preserved 
as the nullclines. 
 
 










































































































Since bifurcation point is at tangent point of nullclines, and after the bifurcation, 
all the vector field vectors are pointing toward the remaining stable node; we observe 
that the slope at the bifurcation point on nullclines is around -1 from Fig. 4-17.  With 
that observation, we can evaluate the slope by taking derivative on V2f and V2g and 
evaluate at nominal values since we know the bifurcation point and Ic at nominal value.  
The slope is -0.8925 for V2f and -0.902 for V2g and 0.579 for V2h at nominal.  When 
trying various of parameters, the slope are pretty much in the range [-0.89 -1.02] for both 
V2f and V2g, [0.43, 0.58] for V2h.  Therefore, we can use those observations to find 





2 , s=1 for default, then solve for V1. It will be quardratic 
polynomial and have two V1 solutions.  Pick the one that gives the correct result 
when evalution at nominal value.  V1 should be in terms of system parameters. 
2. Use that V1 and plug in V2h which gives V2. V2 is also in terms of system 
parameters. 
3.  Finally use (4.72) to get Ic. 
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This approach is based on the observation that the bifurcation point is located at a 
tangent point which has slope of -1.  It finds the V1 that gives V2f the -1 slope, then V2 is 
found based on that V1.  One bad news for this method is the slope may not be -1 once 
the system been perturbed.  The slope varies in a range [-0.7 -1.1] when perturb 65nm 
SRAM.  If the true slope is off from -1, the V2 will be off and Ic will be off too.  
Forturnately, the variation on the slope does not change V1 too much most of time.  
Table 5 shows 36 perturbed parameter samples, and the % error on Ic is around 7.7% for 
s=1. 
 




The analytical solution for V1: 
 




The solution for V2: 
 




414 VthVVVthVKIc −−−−=           (4. 74) 
 
To conclude, we have demostrated how we derive critical current Ic in analytical 
form using nominal value approximations on the vector field slope at the bifurcation 




NUMERICAL ALGORITHMS AND IMPLEMENTATIONS 
 
In chapter IV, we derived the dynamic noise margin analytically and rigorously 
for level-one model.  In this chapter, we will use numerical implementation to find 
bifurcation point, Icritical and Tcritical for higher level-models, in which the function f and g 
can be higher level models represented by differential equations or program routines that 
generate a vector field mapping based on laboratory data.  We will extend the conceptual 
use of Jacobian matrix at bifurcation point to solve bifurcation point and Ic except that 
now we only handle conceptual differential equations, which may not be differentiable 
in practice. On the other hand, we do have numerical values around a particular point 
which we can use the data to estimate the Jacobian entries.  
5.1.  NUMERICAL IMPLEMENTATION ON CRITICAL CURRENT  
5.1.1. Algorithm for Getting Icritical 
Similar as before, the calculation would set f(V1,V2,Ic)=0 and g(V1,V2,Ic)=0 and 
determinant of Jacobian matrix to zero for solving three unknowns, V1,V2, and Ic.   









































































































































































  (5. 2) 
 Fig. 5-1 is the graphical representation of the iteration method.  The Newton 
Raphson iteration formula is presented above in (5.3).  The 3x3 Jacobian matrix involves 
first partial derivatives, second partial derivatives and mixed partial derivatives.  We will 
apply the center difference formula for each partial derivative.  Mathematically, center 
difference has higher order of accuracy over forward and backward differentiation.  The 






















          (5. 4) 


























      (5. 6) 


































                (5. 8) 
Here is the proposed Newton-Raphson iteration algorithms: 
1. Start from an initial guess v(o).  And pick a reasonable ∆v for differentiation. 
2. Find the estimated Jacobian matrix entries using the above numerical values.   
3. Iterate Newton’s method: )()( )(1)()()1( nnnn vfuncvJvv ⋅−= −+  
4. Take the difference against previous iteration (it would be initial guess for the 
first time), and take norm (this program uses two-norm).  Then compare to a 
desire epsilon. ε<− − 2)1()( |||| nn vv  
5. If the norm is less than epsilon, the iteration terminated. 








5.1.2.   Test Result of Icritical Implementation on L-1 Model 
CASE I: 
Here we will verify the above algorithm by programming in Matlab using L-1 
model.  Here, we use numerical data to estimate the Jacobian entries on all regions. The 
output of the code is based on 65nm level one model parameters. The code is posted in 
APPENDIX B.  The program uses roughly 5 iterations to accuracy 1x10-6  on all cases.  
For case I, the current source attaches at the right inverter.  On standard 65nm 
technology parameters, pick initial state (V1 V2) to be (Vdd,0), and let Ic iterate from zero.  
The result gives Ic=4.96x10-4 (A) and bifurcation point locate at (0.9266, 0.3533) as 
shown in Fig. 5-2.  The Ic indicates positive Icritial. For a SRAM has initial state (Vdd,0), 
an injected current 4.96x10-4 (A) to V2 node will flip the state of SRAM as time goes to 
infinity.     
 




















Fig. 5-2 The Bifurcation Location Plot and The Numerical Result on Positive Ic 




Try different initial guess in Case I. Pick (V1 V2 )=(0,Vdd) and still let Ic iterate 
from zero.  The iteration result gives Ic=-2.878x10-4 (A) as shown in Fig. 5-3.  Since V2 
node is originally Vdd, injecting current to V2 node would not make state to flip.  It has to 
be extracting current from V2 node to have state flipping.  Thus, the  Ic  should be 
negative as expected.   Compared to the previous solution, the Ic magnitude for injecting 
and extracting current to make state flip are different. Since the magnitude of negative 
convergence Ic is smaller than positive convergence Ic, the noise margin for Case I is 
said to be the magnitude of negative Ic. 
 



















Fig. 5-3 The Bifurcation Location Plot and The Numerical Result on Negative Ic. 
 
CASE II: 
 Using 65nm parameters, for the case that current source attaches at the left 
inverter, initial state of (0, Vdd) gets state flip at Ic=4.96e-4(A) when time run to infinity, 
and bifurcation point is at (0.3533, 0.9266) as shown in Fig. 5-4.  For initial condition of 
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(Vdd,0), the iteration result is Ic=-2.878x10-4 (A) and bifurcation is at (0.537,0.058) as 
shown in Fig. 5-5.  Notice the results are similar to Case I.  The positive Ic are the same 
in Case I and Case II, and their bifurcation points are inverted.  The reason is because 
this SRAM parameters are balanced, it means the device parameters for left inverter are 
the same as the right inverter.  So the current source attach from the left or the right, 
their resistance and capacitance look into the circuitry are the same from the attached 
source.  










































Fig. 5-5 The Bifurcation Location Plot and The Numerical Result on Negative Ic. 
In summary, Case I and Case II both have two solutions on their Newton’s 
iteration.  One is positive Ic and one is negative Ic depending on the initial guess.  The 
noise margin is the Ic that has mininum in magnitude.  For example, in case I, one is -
2.878x10-4 (A) and the other is 4.96x10-4 (A), and the one in smaller magnitude is 
considered to be the noise margin.  In reality, when the noise comes into SRAM device, 
we do not know whether the noise acts as extracting current or injecting current, so the 
noise margin should pick the least in magnitude that will cause state flipping.  
5.2.  NUMERICAL IMPLEMENTATION ON CRITICAL TIME  
5.2.1.  Algorithm to Get Tcritical 
Assume the injected current reaches a constant amplitude of Icritical or above, the 
state of SRAM will cross the stability boundary (the separatrix at Inoise=0) and flip state 
after a duration.  This amount of time is called the critcal time, denoted by Tcritical.  When 
the noise disappear before Tcritical, the state has not cross the boundary yet; and SRAM 
would not result state flip.  If the noise has amplitude of Icritical and longer duration than 
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Tcritical, the state will cross the stability boundary and result state flipping.  Thus, Tcritial is 
said to be the time it takes from initial state onto the separatrix once Icritical is injected.  
Here is a proposed algorithm to find Tcritical.   
1. Trace out Separatrix using the method in Chapter III. 
2. Take some samples on the separatrix. 
3. Using curve fitting or interpolation to a polynomial. (Cubic least square is 
recommended). 
4. Integrated the system with a given initial. 
5. Check whether the state is above the curve fit polynomial. 
6. If not, keep integrating the system. 
5.2.2. Result of Tcritical Implementation On L-1 Model 
Here we will demonstrate the above Tcritical algorithm by programming in Matlab.   
From section 5.1.2, an initial state (Vdd,0) has Ic=4.96e-4 (A) when noise injecting to V2 
node.  The state will reach the separatrix in 17.5ns as shown in Fig. 5-6.  Furthermore, 
Table 5 shows the Tc for few sample set of different perturbed parameters.  Each 
parameter is varying plus or minus 50%,  and Table 6 totally generate 28 different 








































Fig. 5-6 (LEFT) Trajectory for an Initial State (Vdd,0) Running for 17.5ns; and Its 
(RIGHT) Timing Diagram. 
 
Lastly, The accuracy of simulated Icritical and Tcritical can be varified by generating 
a square pulse that has amplitude of Ic and duration of Tc as noise injection.  If the 
simulated Ic and Tc are exact, the state should just reach the separatrix.  However, it can 
hardly happen in actual implementation due to truncation error from digital 
implemenation.  In most of caes, the state will cross over the separatrix or come back to 
original equilibrium even with quite accurate Ic and Tc.  Accordinly, we propose a way to 
verify Ic and Tc.  Focus on Ic first.  During transient integration, the accurate Ic will flip 
state when time goes to infinity; and it will not flip state if decreased by a tiny 
decrement.  Thus, one can set a prefered decrement accuracy.  If the Ic without the 
decrement would flip state but would not flip with the decrement, that Ic can say to be 
accurate to the decrement value.  The same idea for Tcritical.  If the Tc with the decrement 













CONCLUSIONS AND FUTURE WORKS 
 
 
6.1.  CONCLUSIONS AND CONTRIBUTIONS  
This work defines a new SRAM dynamic noise margin based on rigorous 
nonlinear system theory.  This new explored stability margin provides more physical 
characterization on SRAM with noise tolerance property, and fully preserves the 
dynamic cell behavior.   For level-one transistor model, this work derives an analytical 
form for the stability margin; and it also provides an “implementable” basis using 
numerical algorithms to calculate the stability margin for higher level transistor model.   
6.2.  RECOMMENDED FUTURE WORKS 
The stability margin analysis on memory device such as SRAM can be quite 
involved.  The proposed extended work can be the following: 
1. Better approximation on analytical solution for stability margin. 
This work uses approximation on the slope to derive an analytic expression for 
stability margin.  The average error on Ic is less 10%; however, a more exact 
approximation is desirable. 
2. Useful design insight. 
A useful design insight gives designers better information on how to 
adjust/design circuit parameters to achieve a desired performance criterion.   The 
design insight is one of the main reasons to investigate analytical form on 
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stability margin.  It requires more research and more analysis to correlate the 
analytical insights with higher level models to verify and clarify our insights.   
3. Analytical solution and analysis for more complicated models. 
This work starts from a simple level-one model.  However, level one model is 
too ideal.  Typical industry practices are using at least level 50 or higher models.  
For higher spice level, the complexity of transistor modeling increases.  It will be 
great if we can extend our analytical solution for higher level models to include 
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The 65nm System Parameter Used Throughout This Paper 
 NMOS PMOS 
µ0 0.06 m2/V/S 0.014 m2/V/S  
tox 1.7 nm 1.7 nm 
Vth 0.18 V 0.18 V 
Leff 30nm 30nm 
Width    60 nm 125.5 nm 
K    1.23x10-3 5.86x10-4 
 C1=C2= 10.2 fF 





The Results for Analytical Soluton of V1 for Section 4.7: 
Region 9A: 























































































































































































































































































































































































































32*K1*Vdd^2*K4*K2*In+32*K1*Vdd^2*K4^2*K2*Vth2^2+128*K1^2*Vth1*K4^2*Vd... Output truncated.  Text exceeds 
























































































































































































































































































































































































































32*K1*Vdd^2*K4*K2*In+32*K1*Vdd^2*K4^2*K2*Vth2^2+128*K1^2*Vth1*K4^2*Vd... Output truncated.  Text exceeds 




























































































































































































































































































































































































































































































































































































































































































































































































































































8*K4*K1^2*V... Output truncated.  Text exceeds maximum line length of 25,000 characters for Command Window display. 
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 APPENDIX B 
The matlab program used in Chapter V: 




%  x1o=0;x2o=1;Ico=0; 
    x1=x1o; x2=x2o; In1=Ico; V_pre=[x1o;x2o;Ico]; error=1; 
    while (error>tol) 
    %for n=1:10 
        k=k+1 
        V=(V_pre-J(x1,x2)^(-1)*[f(x1,x2)+(1/10.2e-15)*In1;g(x1,x2);df_x1(x1,x2)*dg_x2(x1,x2)-
df_x2(x1,x2)*dg_x1(x1,x2)]) 
        error=norm(V-V_pre,2) 
        V_pre=V; 
        x1=V(1);x2=V(2);In1=V(3); 
    end 
Vdd=1*(1); 
Vth2=0.18*(1); Vth4 = 0.18*(1); 
Vth1=0.18*(1); Vth3 = 0.18*(1); 
 plot(V(1),V(2),'o'),axis([0 Vdd 0 Vdd]),xlabel('V1'),ylabel('V2'),title('CASE I Bifurcation point'); 
    hold on 
%% plot regions 
increment = 0.01; 
x=0:increment:Vdd; 
if (Vth1>Vth4) 
    plot (x,x-Vth4,'g') 
    plot (x,x-Vth1,'g') 
else 
    plot (x,x-Vth1,'g') 
    plot (x,x-Vth4,'g') 
end 
if (Vth2>Vth3) 
    plot (x,x+Vth3,'g') 
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    plot (x,x+Vth2,'g') 
else 
    plot (x,x+Vth2,'g') 















          dg_x1(x1o,x2o),dg_x2(x1o,x2o),0; 
          dh_x1,dh_x2,0]; 
end 
%% second order differentiation 

































%% first order differentiation 

















%% SRAM functions 
function f_=f(x1,x2) 
  [f_]=func(x1,x2); 
end 
function g_=g(x1,x2) 







Vth2=0.18*(1); Vth4 = 0.18*(1); 
Vth1=0.18*(1); Vth3 = 0.18*(1); 
Kp1=(0.0005859472212)*(1); Kp3=(0.0005859472212)*(1); 
Kn2=(0.00123172235)*(1);   Kn4=(0.00123172235)*(1); 
f= (Kp1/(C1*A^2))*(log(1+exp(A*(Vdd-x2-(Vth1))))^2 - log(1+exp(A*(x1-x2-(Vth1))))^2) - 
(Kn2/(C1*A^2))*(log(1+exp(A*(x2-(Vth2))))^2 - log(1+exp(A*(x2-x1-(Vth2))))^2); % + In1/C1; 
g= (Kp3/(C2*A^2))*(log(1+exp(A*(Vdd-x1-(Vth3))))^2 - log(1+exp(A*(x2-x1-(Vth3))))^2) - 







%  x1o=0;x2o=1;Ico=0; 
    x1=x1o; x2=x2o; In2=Ico; V_pre=[x1o;x2o;Ico]; error=1; 
    while (error>tol) 
    %for n=1:10 
        k=k+1 
        V=(V_pre-J(x1,x2)^(-1)*[f(x1,x2);g(x1,x2)+(1/10.2e-15)*In2;df_x1(x1,x2)*dg_x2(x1,x2)-
df_x2(x1,x2)*dg_x1(x1,x2)]) 
        error=norm(V-V_pre,2) 
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        V_pre=V; 
        x1=V(1);x2=V(2);In2=V(3); 
    end  
    Vdd=1*(1); 
Vth2=0.18*(1); Vth4 = 0.18*(1); 
Vth1=0.18*(1); Vth3 = 0.18*(1); 
 plot(V(1),V(2),'o'),axis([0 Vdd 0 Vdd]),xlabel('V1'),ylabel('V2'),title('CASE I Bifurcation point'); 
    hold on 
%% plot regions 
increment = 0.01; 
x=0:increment:Vdd; 
if (Vth1>Vth4) 
    plot (x,x-Vth4,'g') 
    plot (x,x-Vth1,'g') 
else 
    plot (x,x-Vth1,'g') 
    plot (x,x-Vth4,'g') 
end 
if (Vth2>Vth3) 
    plot (x,x+Vth3,'g') 
    plot (x,x+Vth2,'g') 
else 
    plot (x,x+Vth2,'g') 
















          dg_x1(x1o,x2o),dg_x2(x1o,x2o),1/10.2e-15; 
          dh_x1,dh_x2,0]; 
end 
%% second order differentiation 

































%% first order differentiation 
















%% SRAM functions 
function f_=f(x1,x2) 
  [f_]=func(x1,x2); 
end 
function g_=g(x1,x2) 







Vth2=0.18*(1); Vth4 = 0.18*(1); 
Vth1=0.18*(1); Vth3 = 0.18*(1); 
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Kp1=(0.0005859472212)*(1); Kp3=(0.0005859472212)*(1); 
Kn2=(0.00123172235)*(1);   Kn4=(0.00123172235)*(1); 
f= (Kp1/(C1*A^2))*(log(1+exp(A*(Vdd-x2-(Vth1))))^2 - log(1+exp(A*(x1-x2-(Vth1))))^2) - 
(Kn2/(C1*A^2))*(log(1+exp(A*(x2-(Vth2))))^2 - log(1+exp(A*(x2-x1-(Vth2))))^2); % + In1/C1; 
g= (Kp3/(C2*A^2))*(log(1+exp(A*(Vdd-x1-(Vth3))))^2 - log(1+exp(A*(x2-x1-(Vth3))))^2) - 




MATLAB CODE FOR Tcritical: 
 clc 
 clear all; 
 syms x1 x2 Inoise1 Inoise2 Vth1 Vth2 Vth3 Vth4 Vb1 Vb2 Vb3 Vb4 
 %%%%%%%%%%%%% 
 A=100; 













 f1 = (Kp1/(C1*A^2))*(log(1+exp(A*(Vdd-x2-(Vth1))))^2 - log(1+exp(A*(x1-x2-(Vth1))))^2) - 
(Kn2/(C1*A^2))*(log(1+exp(A*(x2-(Vth2))))^2 - log(1+exp(A*(x2-x1-(Vth2))))^2) ; 
 f2 = (Kp3/(C2*A^2))*(log(1+exp(A*(Vdd-x1-(Vth3))))^2 - log(1+exp(A*(x2-x1-(Vth3))))^2) - 




 %find saddle point 
 epsilon=1e-4; 
 x1=Vdd/2;x2=Vdd/2; xm=[x1;x2]; 
 while norm(eval([f1;f2]))>epsilon 
     xm=xm-eval(J_1)*eval([f1;f2]); 
     x1=xm(1,1);x2=xm(2,1); 
 end 
 figure(3) 
 plot (xm(1),xm(2),'o'),axis([0 Vdd 0 Vdd]), grid,xlabel('x1'),ylabel('x2')  %plot saddle ponit 
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 title('SRAM') 







 %top part 








    while (error>tol_up || error<tol_bt)  
     if error>tol_up 
        step=step/stepdw; 
     else 
         step=step*stepup; 
     end 
     x1_next=x1+step*-1*eval(f1); 
     x2_next=x2+step*-1*eval(f2); 
     error=sqrt((x1_next-x1)^2+(x2_next-x2)^2); 
    end 
  x1=x1_next; x2=x2_next; 
  x1_top(k)=x1; x2_top(k)=x2; 




 poly=@(x) coef(1)*x^3+coef(2)*x^2+coef(3)*x+coef(4); 




     f1 = (Kp1/(C1*A^2))*(log(1+exp(A*(Vdd-x2-(Vth1))))^2 - log(1+exp(A*(x1-x2-(Vth1))))^2) - 
(Kn2/(C1*A^2))*(log(1+exp(A*(x2-(Vth2))))^2 - log(1+exp(A*(x2-x1-(Vth2))))^2) ; 
     f2 = (Kp3/(C2*A^2))*(log(1+exp(A*(Vdd-x1-(Vth3))))^2 - log(1+exp(A*(x2-x1-(Vth3))))^2) - 
(Kn4/(C2*A^2))*(log(1+exp(A*(x1-(Vth4))))^2 - log(1+exp(A*(x1-x2-(Vth4))))^2)+Ic/C2 ; 
 else 
     f1 = (Kp1/(C1*A^2))*(log(1+exp(A*(Vdd-x2-(Vth1))))^2 - log(1+exp(A*(x1-x2-(Vth1))))^2) - 
(Kn2/(C1*A^2))*(log(1+exp(A*(x2-(Vth2))))^2 - log(1+exp(A*(x2-x1-(Vth2))))^2)+Ic/C1 ; 
     f2 = (Kp3/(C2*A^2))*(log(1+exp(A*(Vdd-x1-(Vth3))))^2 - log(1+exp(A*(x2-x1-(Vth3))))^2) - 
(Kn4/(C2*A^2))*(log(1+exp(A*(x1-(Vth4))))^2 - log(1+exp(A*(x1-x2-(Vth4))))^2) ; 
 end 





 x2=x2o;  
 %pre-set initials 
 k=1; %index 
 x1t(k)=x1o;x2t(k)=x2o; 
 tt(k)=t; Inoise(k)=eval(Inoise2); 









 while (cont) 
     t_pre=t; 
     t=t_pre+step; 
     x1_next=x1+step*eval(f1); 
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     x2_next=x2+step*eval(f2); 
     error=sqrt((x1_next-x1)^2+(x2_next-x2)^2); 
     while (error>tol_up  || error<tol_bt)  
         if error>tol_up 
             step=step/stepdw; 
         else 
             step=step*stepup; 
         end 
         t=t_pre+step; 
         x1_next=x1+step*eval(f1); 
         x2_next=x2+step*eval(f2); 
         error=sqrt((x1_next-x1)^2+(x2_next-x2)^2); 
     end 
     x1=x1_next;  
     x2=x2_next;   
     k=k+1; %the following is putting stuff into array 
     tt(k)=t; 
     Inoise(k)=eval(Inoise2); 
     x1t(k)=x1; x2t(k)=x2; step=step_pre;%reset to initial step sizE 
    if (x2>poly(x1)) 
        cont=0; 
    end 
 end 
 plot (x1t,x2t,'-') 
 hold off 
 TIMEdiag = figure ('Name','Time Diagram','Numbertitle','off','Position',[0 25 550 400]); 
 plot(tt,x1t,'b'), grid, xlabel('time'), ylabel('x1 and x2'); 
 hold on 
 plot(tt,x2t,'r') 
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